Preliminary data


Туре	Ordering code	
S 187	Q 67100-Y 199	_

The S 187 is a highly integrated MOS-circuit in p-channel metal-gate technology with enhancement and depletion transistors, featuring the following special technical properties:


- More than 500 000 different frequencies pre-settable
- 8 different reference frequencies pre-settable
- High degree of flexibility through appropriate coding
- High reference input frequency
- Integrated phase comparator
- Simple 10 V supply
- Low power consumption even at high frequencies
- Usable together with diode matrix S 353

Application areas

- Multichannel equipment
- Navigation equipment
- Citizen-band radio
- Scanning receiver
- Signal generators



Pin connections, top view




Pin designations:

١	n	p	u	ts
•		г	-	


Οι	utp	outs

приц			Output		
Abbrev.	Pin		Abbrev.	Pin	
A ₁ A ₂ A ₄	5 4 3	Binary coded	ENA PHA out +	15 14 12	Release-output Phase comparator output Output +
A ₈ A ₁₆ A ₃₂ A ₆₄ B ₁	2 28 27 26 25	inputs for pre-settable synchronous divider (A) 7 bits	out – <i>U</i> +	13	Output – Output for the control of external u-channel transistor
B ₂ B ₄ B ₈ B ₁₆ B ₃₂ B ₆₄ B ₁₂₈ B ₂₅₆	24 23 22 21 20 19 18 17	Binary coded inputs for pre-settable synchronous divider (B) 9 bits			
CL ₁	6	Clock input 1 for asynchronous divider (max. 6.4 MHz)			
CL ₂	16	Clock input 2 for synchronous divider (max. 2.5 MHz)			
8/10	10	Divider setting 8 or 10 for asynchronous divider			
MA ₁ MA ₂ V _{SS}	9 8 1 7	Multiplexer choice 1 and 2 Supply voltages			
V_{DD}	/		Į.		Í

Block diagram



Block diagram of a carrier frequency generator with S 187



Maximum ratings

		limit B	Upper limit A	Unit
Supply voltage $V_{DD} = 0 V$ relative to $V_{DD} = 0 V$	V _{DD} V	15 V 15 V	-0.3 -0.3	V
Input current $(V_i = 0.3 \text{ V}; V_{DD} = 0 \text{ V})$	I _F		1	mA
Storage temperature Ambient operating temperature	T_{S}	-55 -20	+125 +70	°C °C

Operating characteristics: ($T_{amb} = 25^{\circ}C$)

,		Test conditions	Lower limit B	Upper limit A	Unit
Supply voltage	V_{DD}	Used as common and reference voltage	0	0	٧
Supply voltage $V_{SS typ} = 10 \text{ V}$	$V_{\rm SS}$	$V_{\rm DD} = 0V$	9	11	٧
Current supply	I_{SS}	$I_{SS typ} = 8 mA$		35	mA
Inputs A ₁ through A ₆₄ B ₁ through B ₂₅₆ , ⁸ / ₁₀) L-resistance H-resistance	R _{IL} R _{IH}	$C_{\rm in}$ = 10 pF to $V_{\rm SS}$ Current input "L" max = \approx 500 μ A (short circuit to $V_{\rm DD}$ at $V_{\rm SS}$ = 10 V)	0 100	3 ∞	k Ω k Ω
Input CL ₁					
L-input voltage H-input voltage	V _{IL} V _{IH}	$F_{\text{Cl1max}} = 6.5 \text{ MHz},$ $t_{\text{a}} = t_{\text{f}} = 25 \text{ ns}$ $C_{\text{in}} = 15 \text{ pF to } V_{\text{SS}}$ pulse duration 50 ns min.	V _{DD} V _{SS} -0.5	V _{SS} -8 V _{SS}	V
Input CL ₂					
L-input voltage H-input voltage	V _{IL} V _{IH}	$F_{\text{CL 2 max}} = 2.5 \text{ MHz},$ $t_{\text{a}} = t_{\text{f}} = 50 \text{ ns}$ $C_{\text{in}} = 25 \text{ pF to } V_{\text{SS}}$ pulse duration 150 ns min.	V _{DD} V _{SS} -0.5	V _{SS} -8 V _{SS}	V

Operating characteristic	cs: $(T_{amb} = 25^{\circ}C)$
--------------------------	-------------------------------

		Test conditions	Lower limit B	Upper limit A	Unit
Inputs MA ₁ , MA ₂ L-input voltage H-input voltage	V _{IL} V _{IH}	$C_{in} = 10 \text{ pF}$ to V_{SS}	V _{DD} V _{SS} −0.5	V _{SS} -8 V _{SS}	V V
Outputs OUT+, OUT- L-output voltage H-output voltage	V _{QL} V _{QH} I _{UK max}	$I_{L} = 1 \text{ mA}, V_{SS} = 10 \text{ V}$ $I_{H} = -1 \text{ mA}, V_{SS} = 10 \text{ V}$ 1 μ A at $T_{amb} = 70 ^{\circ}$ C	9	4	V V
Output PHA L-output voltage H-output voltage	$V_{ m QL} \ V_{ m QH}$	$I_{L} = 100 \mu A, V_{SS} = 10 V$ $I_{H} = -1 \text{ mA}, V_{SS} = 10 V$	6.5	6.5	V
Output ENA L-output voltage H-output voltage	V _{QL} V _{QH}	open-drain I _H = 3.5 mA ECL-interface	5		V

Basic functions

The Frequency synthesizer S 187 is used for channel selection in the Carrier Frequency Generator. The carrier frequency is generated by a voltage-controlled oscillator (VCO) and after a **pre-set division** (depending on channel) compared with a crystal-stabilized reference frequency. The output voltage of the frequency comparator controls the VCO.

By appropriate choice of the division, the carrier frequency can be set to a particular multiple of the reference frequency.

Construction and function

See block diagram of a carrier frequency generator including the portion integrated in the S 187.

The following functions are comprised:

- a) 8-stage asynchronous divider, input frequency 6.4 MHz max., output frequency selectable 200, 100, 50, 25 kHz.
- b) switchable: 8/: 10-divider,
 - a) and b) together supply the crystal-stabilized reference frequency (8 possibilities).
- c) fully programmable synchronous divider consisting of two interconnected parts; input frequency ≤2.5 MHz;
- 1) 7-stage divider A, pre-settable from: 1 through: 127-division. After completion of the process this divider is stopped. It is reset and triggered by divider B. Consequently it generates the switching signal for a: 10/: 11 pre-divider, which causes a nonius-kind of division; for this purpose the comparator frequency may be adjusted to a higher value. The switching signal (output ENA) must therefore be synchronized with the input clock (delay < 300 nsec.).</p>
- 9-stage divider B, pre-settable from: 2 through: 512-division. At the end of the process this divider resets itself and divider A. It supplies the divided carrier frequency for the phase-comparator.

d) The phase comparator (see figure) performs the frequency comparison. It possesses 3 possible output combinations (see truth table 1) between which it switches, initiated by $0 \rightarrow 1$ transitions at the inputs (see truth table 2).

In the case of the input frequencies being different, the leading signal switches the output on its side (AT out +, ST out -) to "1"; it remains at this level until the other signal switches it back to "zero".

If both frequencies are equal but different in phase, an output pulse with the width of the phase difference is generated on the leading side with each clock pulse. In the case of both $0 \rightarrow 1$ transitions at the inputs lying within the dwell period, the phase comparator will remain in the "0"-state.


The phase comparator drives a complementary tristate gate, whereby the internal p-channel transistor is driven by the positive-output and the external n-channel transistor from the inverted negative-output. Consequently, the integration capacitor is charged during an H-level, discharged during an L-level. During a O-level its output is connected to a high resistance. Therefore the capacitor voltage, and consequently the frequency of the VCO, changes until the $0 \rightarrow 1$ -transitions are within one dwell period of the phase comparator at both inputs.

e) Active-p-function of the programming inputs. The assignment of individual frequencies to particular speech-channels can be done, for example, using a 10 x 16 PROM (diode matrix), which connects the selected programming inputs through a low resistance with a negative potential (L), loading the not-selected ones only with leakage currents (H).

The equivalent worst-case values are: 5 k Ω to V_{DD} (L) or 100 k Ω to V_{DD} (H).

The programming inputs have therefore been provided with an active-p-circuit (see figure), which in the H-condition creates an input voltage of $>V_{SS}$ -1V and in the L-condition an input voltage of $< V_{DD}$ + 1 V. This way various ways of driving the inputs are made possible.

Phase comparator



Truth table 1

Phase comparator


Condition PHA Phase comparator	Output +	Output -	
Н	1	0	70 70
L	0	1	
0	0	0	

Truth table 2 Phase comparator


Output	0 → 1-transition at				
condition PHA Phase comparator	AT Asynchronous divider	ST Synchronous divider			
Н	Н	0			
0	н	L			
L	0	L			

Active-p-connection of the programming inputs

Active p-connection of the progamming inputs



Driving an unsaturated ECL pre-divider stage



Truth tables of dividing ratios for synchronous divider (ST) and asynchronous divider (AT)

a) Inputs 8/10:

Н	division by 10
L	division by 8

b) Inputs A₁ through A₆₄:

$$\begin{array}{ll} LSB &= A_1 \\ MSB &= A_{64} \end{array}$$

Condition H LLL LLL corresponds to division by 1

c) Inputs B_1 through B_{256} :

$$\begin{array}{ll} LSB &= B_1 \\ MSB &= B_{256} \end{array}$$

Condition H LLL LLL corresponds to division by 1

d) Inputs MA₁ and MA₂:

MA ₁	MA ₂	Frequency setting at MU	
L	L	25 kHz	
H	L	50 kHz	
L	Н	100 kHz	
Н	Н	200 kHz	